

We claim:

1 1. At a near end of a transmission system, a method of mapping client data into an outgoing  
2 block, said outgoing block comprising payload words and overhead words, so as to transfer  
3 said client data and clock synchronization information associated with said client data to a far  
4 end of said transmission system, said method comprising:

5 receiving client words of an incoming flow of said client data;

6 generating fill words;

mapping said payload words into said outgoing block, where:

each of a first plurality of said payload words comprises one of said client words; and

each of a second plurality of said payload words comprises one of said fill words;

adjusting a rate at which said client words are mapped such that an average number of said client words mapped is equal to an average number of said client words received;

14 including an indication of said rate in said overhead words; and

15 mapping said overhead words into said outgoing block.

1 2. The method of claim 1 wherein said indication of said rate comprises a first value  
2 (YNOM) representative of a nominal magnitude of said rate and an indicator (YOFF) of an  
3 offset from said nominal magnitude.

1 3. The method of claim 2 further comprising:

2 detecting a difference between a number of said client words received and a number  
3 of said client words mapped; and

4 converting said difference to said offset indicator.

1 4. The method of claim 3 further comprising, before said converting, filtering said  
2 difference and utilizing said filtered difference to optimize said adjusting of said rate.

6 including said sync indicator in one of said overhead words.

- 1 11. The method of claim 10 further comprising sampling, at said point relative to said  
2 beginning of said data structure, said accumulated sum in said accumulator.
- 1 12. The method of claim 11 wherein said data structure is a SONET synchronous payload  
2 envelope.
- 1 13. The method of claim 2 further comprising storing said first value representative of said  
2 nominal magnitude of said rate.
- 1 14. The method of claim 2 further comprising:  
recovering a clock signal from said incoming flow of client data;  
converting said incoming flow of client data from serial bits to said client words; and  
converting said clock signal to a parallel clock signal.
15. The method of claim 1 further comprising including error correction and detection  
information in said overhead words.
16. A mapping processor comprising:  
2 means for receiving client words of an incoming flow of client data;  
3 means for generating fill words;  
4 means for mapping payload words into an outgoing block, where:  
5 each of a first plurality of said payload words comprises one of said client  
6 words; and  
7 each of a second plurality of said payload words comprises one of said fill  
8 words;  
9 means for adjusting a rate at which said client words are mapped such that an average  
10 number of said client words mapped is equal to an average number of said client  
11 words received;

12 means for including an indication of said rate in a plurality of overhead words; and  
13 means for mapping said plurality of overhead words into said outgoing block.

1 17. A mapping processor comprising:

2 a receiver for receiving client words of an incoming flow of client data;

3 a fill unit for generating fill words;

4 a mapping unit for:

5 adjusting a rate at which said client words are mapped such that an average  
6 number of said client words mapped is equal to an average number of said  
7 client words received;

8 including an indication of said rate in a plurality of overhead words;

9 mapping payload words into an outgoing block, where:

10 each of a first plurality of said payload words comprises one of said  
11 client words;

12 each of a second plurality of said payload words comprises one of said  
13 fill words; and

14 mapping said plurality of overhead words into said outgoing block.

1 18. A mapping processor operable to:

2 receive client words of an incoming flow of client data;

3 generate fill words;

4 map payload words into an outgoing block, where:

5 each of a first plurality of said payload words comprises one of said client  
6 words; and

7 each of a second plurality of said payload words comprises one of said fill  
8 words;

9 adjust a rate at which said client words are mapped such that an average number of  
10 said client words mapped is equal to an average number of said client words received;

11 include an indication of said rate in a plurality of overhead words; and

12 map said plurality of overhead words into said outgoing block.

1 19. A computer readable medium for providing program control to a mapping processor, said  
computer readable medium adapting said processor to be operable to:

receive client words of an incoming flow of client data;

generate fill words;

map payload words into an outgoing block, where:

each of a first plurality of said payload words comprises one of said client  
words; and

each of a second plurality of said payload words comprises one of said fill  
words;

10 adjust a rate at which said client words are mapped such that an average number of  
11 said client words mapped is equal to an average number of said client words received;

12 include an indication of said rate in a plurality of overhead words; and

13 map said plurality of overhead words into said outgoing block.

1 20. A method of regenerating a clock associated with a tributary signal, said method  
2 comprising:

3 generating a local synchronization signal;

4 receiving a block of words, said block comprising overhead words and payload  
5 words;

6 de-mapping, from said block, an overhead word including an offset indicator;

7 altering said generating using said offset indicator to obtain an altered local  
8 synchronization signal; and

9 synthesizing said clock associated with said tributary signal using said altered local  
10 synchronization signal.

1 21. The method of claim 20 further comprising de-mapping, from said block, an overhead  
2 word including a value related to a nominal frequency of a timing signal and wherein said  
3 generating said local synchronization signal further comprises:

4 while de-mapping said payload words from said block, increasing an accumulated  
5 sum in an accumulator, at each tick of a far end system clock, by a sum of said offset  
6 indicator and said nominal frequency value; and

7 responsive to de-mapping a payload word and where said accumulated sum is greater  
8 than a pre-set amount, decreasing said accumulated sum by said pre-set amount.

9 22. The method of claim 21 wherein said generating said local synchronization signal further  
10 comprises, while de-mapping said overhead words from said block, increasing said  
1 accumulated sum in said accumulator, at each said tick of said far end system clock, by said  
2 sum of said offset indicator and said nominal frequency value.

1 23. The method of claim 21 wherein synthesizing said synthesized clock comprises:

2 converting said altered local synchronization signal to a converted synchronization  
3 signal; and

4 deriving said synthesized clock from said converted synchronization signal;

5 where said converted synchronization signal has a frequency based on a rate at which  
6 said accumulated sum is decreased by said pre-set amount.

1 24. The method of claim 21 further comprising de-mapping overhead words including  
2 nominal frequency values until consecutively de-mapped nominal frequency values are equal  
3 before said generating a local synchronization signal using said nominal frequency value.

30. The method of claim 29 further comprising, before said altering said generating based upon said difference value, repeating said de-mapping said overhead word including said sync indicator, said determining and said comparing, where said repeating results in a plurality of difference values and said repeating is performed until consecutive ones of said plurality of difference values are equal.

1 31. The method of claim 20 further comprising, before said synthesizing, filtering said altered  
2 local synchronization signal.

1 32. The method of claim 20 wherein said synthesizing comprises:

2 generating an approximation of said clock from said synchronization signal;  
3 detecting a difference between said clock and said synchronization signal;  
4 converting said difference to a frequency offset; and  
5 altering said generating said clock by said frequency offset, where said altering serves  
6 to minimize said difference.

33. The method of claim 20 further comprising,

receiving an indication of a pointer adjustment;  
responsive to said receiving said pointer adjustment, adding a predetermined value to  
said altered local synchronization signal; and  
repeating said adding while progressively reducing a magnitude of said predetermined  
value until said magnitude is zero.

1 34. A de-mapping processor comprising:

2 means for generating a local synchronization signal;  
3 means for receiving a block of words, said block comprising overhead words and  
4 payload words;  
5 means for de-mapping, from said block, an overhead word including an offset  
6 indicator;  
7 means for altering said generating using said offset indicator to obtain an altered local  
8 synchronization signal; and



means for synthesizing said clock associated with said tributary signal using said altered local synchronization signal.

35. A de-mapping processor comprising:

a receiver for receiving a block of words, said block comprising overhead words and payload words;

a de-mapper for de-mapping, from said block, an overhead word including an offset indicator;

a signal source for generating a local synchronization signal where said signal source allows for altering said generating using said offset indicator to obtain an altered local synchronization signal; and

a synthesizer for synthesizing said clock associated with said tributary signal using said altered local synchronization signal.

36. The de-mapping processor of claim 35 wherein said synthesizer comprises an accumulator, a sine lookup circuit, a quantization filter and a limiter.

37. A de-mapping processor operable to:

receive a block of words, said block comprising overhead words and payload words;

de-map, from said block, an overhead word including an offset indicator;

generate a local synchronization signal;

alter said local synchronization signal using said offset indicator to obtain an altered local synchronization signal; and

synthesize said clock associated with said tributary signal using said altered local synchronization signal.

38. A computer readable medium for providing program control to a de-mapping processor, said computer readable medium adapting said processor to be operable to:

receive a block of words, said block comprising overhead words and payload words;

4 de-map, from said block, an overhead word including an offset indicator;  
5 generate a local synchronization signal;  
6 alter said local synchronization signal using said offset indicator to obtain an altered  
7 local synchronization signal; and  
8 synthesize said clock associated with said tributary signal using said altered local  
9 synchronization signal.

1 39. A computer data signal embodied in a carrier wave comprising;  
2 words from a flow of data received at a mapping processor; and  
3 an offset indicator generated at said mapping processor.

000720 9/26/99 09:16:07